### **UTILITY PATENT APPLICATION TRANSMITTAL** (Large Entity)

Docket No. POU9-2000-0163US1

Total Pages in this Submission

(Only for new nonprovisional applications under 37 CFR 1.53(b))

### TO THE ASSISTANT COMMISSIONER FOR PATENTS

PTO	TO THE ASSISTANT COMMISSIONER FOR PATENTS  O
O	Box Patent Application
T	Washington, D.C. 20231
invention enti	nerewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an item.
	I STORE COMPARE HANDLING BETWEEN INSTRUCTION AND OPERAND CACHES
and invented	by:
	g Kevin Shum et al.
ei -	UATION APPLICATION, check appropriate box and supply the requisite information:
Continu	uation  Divisional Continuation-in-part (CIP) of prior application No.:
Which is a:	uation 🔲 Divisional 🔲 Continuation-in-part (CIP) of prior application No.:
Which is a:	action d Divisional d Continuation-in-part (or y or prior application vo
☐ Continu	uation
Enclosed are	e: Application Elements
1. 🗵 F	iling fee as calculated and transmitted as described below
2. 🗵 🤄	specification having pages and including the following:
a. 🛭	Descriptive Title of the Invention
b. [	Cross References to Related Applications (if applicable)
c. [	Statement Regarding Federally-sponsored Research/Development (if applicable)
d. [	Reference to Microfiche Appendix (if applicable)
e. 2	Background of the Invention
f. 🖸	Brief Summary of the Invention
g. 🛭	Brief Description of the Drawings (if drawings filed)
h. [	
i. [2	·
j. [2	
, ,	E

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. POU9-2000-0163US1

Total Pages in this Submission

Application Elements (Continued)					
3.		Drawing(s) (when necessary as prescribed by 35 USC 113)			
	a.	☐ Formal Number of Sheets			
	b.	☐ Informal Number of Sheets1			
4.	×	Oath or Declaration			
	a.	☑ Newly executed (original or copy) □ Unexecuted			
	b.	☐ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)			
	C.	☑ With Power of Attorney ☐ Without Power of Attorney			
	d.	DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b).			
5.		Incorporation By Reference (usable if Box 4b is checked)  The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.			
6.		Computer Program in Microfiche (Appendix)			
7.		Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)			
	a.	☐ Paper Copy			
	b.	☐ Computer Readable Copy (identical to computer copy)			
	C.	☐ Statement Verifying Identical Paper and Computer Readable Copy			
	Accompanying Application Parts				
8.	X	Assignment Papers (cover sheet & document(s))			
9.		37 CFR 3.73(B) Statement (when there is an assignee)			
10.		English Translation Document (if applicable)			
11.		Information Disclosure Statement/PTO-1449			
12.		Preliminary Amendment			
13.	$\boxtimes$	Acknowledgment postcard			
14.	×	Certificate of Mailing			
		☐ First Class ☑ Express Mail (Specify Label No.): EK83078652505			

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

POU9-2000-0163US1

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Total Pages in this Submission

Docket No.

			A	ccompanying A	oplication Pa	rts (Cor	itinued)		
15.		Certified Ce	opy of Priority	Document(s) (if f	oreign priority	is claim	ed)		
16.		Additional I	Enclosures <i>(p</i>	lease identify belo	ow):				
				<u></u>					
				Fee Calcula	ation and Tra	ınsmitta	I		
				CLAIMS	AS FILED				
Jun mgs	For		#Filed	#Allowed	#Extra		Rate		Fee
Total	Claim	ıs	35	- 20 =	15	x	\$18.00		\$270.00
Indep.	Clai	ms	2	- 3 =	0	x	\$78.00		\$0.00
Multip	le De	pendent C	laims (check	if applicable)					\$0.00
				·			BASI	C FEE	\$690.00
ОТН	ER FI	EE (specify	purpose)						\$0.00
ינמיה אינייזי							TOTAL FILING	G FEE	\$960.00
□ A check in the amount of to cover the filing fee is enclosed.  □ The Commissioner is hereby authorized to charge and credit Deposit Account No. 09-0463 as described below. A duplicate copy of this sheet is enclosed.  □ Charge the amount of \$960.00 as filing fee.  □ Credit any overpayment.  □ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.  □ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).									
Dated:	10	a a00	0		Re IB 24	g. No. 24 M CORI 55 South	Signatures 1,227 PORATION Road, P386 sie, NY 12601	ire	

Docket No: POU920000163US1

PROGRAM STORE COMPARE HANDLING BETWEEN INSTRUCTION AND OPERAND CACHES

APPLICATION FOR UNITED STATES LETTERS PATENT

Express Mail Label No: EK830786525US

Date of Deposit: October 2, 2000

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee Service under 37 CFR 1.10 on the date indicated above and is addressed to Box Patent Application, Commissioner of Patents and Trademarks, Washington, D. C. 20231.

Susan L. Nelson Jusand Hest

INTERNATIONAL BUSINESS MACHINES CORPORATION

# PROGRAM STORE COMPARE HANDLING BETWEEN INSTRUCTION AND OPERAND CACHES

#### **BACKGROUND**

5

The basic structure of a conventional multi-processor computer system has several central processing units which are interconnected and connected to common memory such as random-access memory or (RAM) through a storage controller. Such a computer system may have many additional components such as additional memory, and various I/O such as serial and parallel ports for connection to, e.g., modems or printers.

10

In a multi-processor computer system, all of the central processing units are generally identical; that is, they all use a common set or subset of instructions and protocols to operate and generally have the same architecture. A central processing unit includes a processor core having a plurality of registers, instruction unit which fetches, decodes and issues program instructions, and execution unit, which carry out program instructions in order to operate the computer. The central processing unit may also have one or more caches, such as an instruction cache and a data cache, which are typically implemented using high-speed memory devices. Caches are commonly used to temporarily store values that might be repeatedly accessed by an execution unit, and instruction unit, in order to speed up processing by avoiding the longer step of loading the values from memory (not shown). These caches are referred to as "on-board" or level 1 (L1) when they are integrally packaged with the processor core on a single integrated chip.

20

25

15

A central processing unit in multi-processor system may also include additional caches, such as a level 2 (L2) cache since it supports the on-board (L1) caches and. Where, an L2 cache acts as an intermediary between memory and the on-board caches and, and can usually store a much larger amount of information (instructions and data) than the on-board caches can, but at a longer access time penalty. For example, an L2

cache may be a chip having a storage capacity of 256 or 512 kilobytes, while the central processing unit may have on-board caches with 64 kilobytes of total storage. Although only a two-level cache hierarchy is discussed, multilevel cache hierarchies can be provided where there are many levels (L3, L4, etc.) of serially connected caches.

5

In a multiprocessor computer system, it is important to provide a coherent memory system, that is, to cause writes to each individual memory location to be serialized in some order for all central processing units. For example, assume a location in memory is modified by a sequence of write operations to take on the values: 1, 2, 3, 4. In a cache-coherent system, all central processing units will observe the writing to a given location to take place in the order shown. However, it is possible for a central processing unit to miss observing a write to the memory location. A given central processing unit reading the memory location could see the sequence 1, 3, 4, missing the update to the value 2. A multiprocessor system that implements these properties is said to be "coherent."

15

10

#### SUMMARY OF THE INVENTION

20

A method of supporting programs that include instructions that modify subsequent instructions in a multi-processor system with a central processing unit including an execution unit, an instruction unit, and a plurality of caches including a separate instruction and operand cache. The method subjects an instruction cache and operand cache of a central processing unit to a cache coherency protocol with interlocks on cache block access. The cache coherency protocol allows shared access by the instruction cache and the operand cache to a cache block if it has read only status. In addition, the cache coherency protocol allows access by the operand cache and prevents access by the instruction cache to a cache block if it has exclusive status.

25

The cache coherency protocol includes interfaces with a multi-processor system storage controller employing a multi-processor cache coherency protocol as well as

10

15

20

interfaces with existing cache handling requirements.

#### DESCRIPTION OF THE DRAWINGS

FIGURE 1 illustrates a multi-processor system configuration.

The detailed description explains the preferred embodiments of the invention, together with advantages and features, by way of example with reference to the drawings.

#### DETAILED DESCRIPTION

In a multi-processor computer system, all of the central processing units are generally identical; that is, they all use a common set or subset of instructions and protocols to operate and generally have the same architecture. FIG. 1 depicts a multi-processor system 10 including separate instruction cache (I-cache) 50 and Data or Operand cache (D-cache) 40. A central processing unit 100 includes a processor core having a plurality of registers, instruction unit 60 which fetches, decodes and issues program instructions, and execution unit 30, which carry out program instructions in order to operate the computer. The central processing unit 100 may also have one or more caches, such as an instruction cache 50 and a data cache 40, which are typically implemented using high-speed memory devices.

There are a number of protocols and techniques for achieving the previously mentioned cache coherence that are known to those skilled in the art. At the heart of all these mechanisms for maintaining coherency is the requirement that the protocols allow only one central processing unit 100 to have a "permission" that allows a write to a given memory location (cache block) at any given point in time. As a consequence, whenever a particular central processing unit 100 attempts to write to a memory location, it must first

10

15

20

25

inform all other central processing units 100 of its desire to write to the location and receive permission from all other processing elements to carry out the write. On the other hand, if a particular central processing unit 100 attempts to read from a memory location, it must inform at least the central processing unit 100 currently having write permission to the subject memory location, and receive permission to carry out the read.

This communication is necessary because, in systems with caches, the most recent valid copy of a given block of memory may have moved from the system memory to one or more of the caches in the system. If a central processing unit 100 attempts to access a memory location not present within its cache hierarchy, the correct version of the block, which contains the actual (current) value for the memory location, may be either in the system memory or in one of more of the caches in another central processing unit 100. If the correct version is in one or more of the other caches in the system, it is necessary to obtain the correct value from the cache(s) in the system instead of system memory.

To achieve this, the cache-coherence protocol associates with each block in each level of the cache hierarchy, a status indicator indicating the current "state" of the block. Therefore, a central processing unit 100 can determine by communicating with other central processing units 100 (distributed) or through the SC 200 (centralized), whether any other central processing unit 100 in the system has a copy of the block. If no other central processing unit 100 has an active copy of the block, the reading central processing unit 100 marks the state of the block as "exclusive". If a block is marked exclusive, it is permissible to allow the central processing unit 100 to later write the block without first communicating with other central processing units 100 in the multi-processor system 10 because no other central processing unit 100 has a copy of the block. Therefore, it is possible for a central processing unit 100 to write a location without first communicating this intention, but only where the coherency protocol has ensured that no other central processing unit 100 has an interest in the block.

In a preferred embodiment of the present invention a microprocessor that contains

10

15

20

25

separate caches for instructions (I-cache) 50 and operand (D-cache) 40 provides support for programs that store into (or modify) their own instruction streams.

FIG. 1 depicts a multi-processor system 10 including separate instruction cache (I-cache) 50 and Data or Operand cache (D-cache) 40. The primary concept is that the I-cache 50 and D-cache 40 are treated as if they were caches of different central processing units 100, and thus are subject to a similar cache coherency protocol. As stated earlier, one skilled in the art will appreciate that in its typical application, a cache coherency protocol mandates that in a multi-processor system 10, only a single central processing unit 100 can have exclusive status, that is, write capability to a particular a cache block location at one time. In a preferred embodiment, a similar protocol is applied, within a processor system 10. Where the multi-processor system10 employs separate instruction and operand caches (50, 40) but there is no distinction between instruction and data memory, to address the application of programs that modify their own instructions. Thus, a cache block can only be shared by (and resides in) both I-cache 50 and D-cache 40 only if it has "read-only" status. If the block has "exclusive" status in the D-cache 40, there will not be any copy of that block in the I-cache 50.

Referring once again to FIG. 1 the I-cache 50 includes and address-based register-file termed the Program Store Compare (PSC) registers 52. The PSC registers remember the physical (cache block) addresses of any "prefetched" instructions that have been fetched for execution but not yet executed. Since these are instruction data, they are resident in the I-cache 50 with "read-only" status. Whenever the D-cache 40 receives a store pretest request from the instruction unit 60 to prepare for an operand store, the D-cache 40 obtains "exclusive" status ownership of that storage block so that the corresponding instruction will be allowed to modify it. If the block is not already owned by the D-cache 40 with "exclusive" status, the D-cache 40 acquires "exclusive" rights to the block from the storage controller (SC) 200. As part of the process of obtaining "exclusive" status for that block, the D-cache 40 sends an internal program store compare

10

15

20

25

cross-interrogate (PSC-XI) to probe the I-cache 50 with the address of that block.

The I-cache 50 searches its directory 54 with the probing address, and invalidates that block if it is found in the I-cache 50. In addition, the physical location of the block being invalidated (if any) is compared to those of any valid PSC registers. If there is any match, then a "PSC-XI hit" indication is sent back to the D-cache 40 with the response to the PSC-XI; if there is no match, the PSC-XI response is sent with no "PSC-XI hit" signal.

The D-cache 40 waits for both the exclusivity response from SC 200 and the PSC-XI response from I-cache 50 before allowing the operand store operation to be processed. This hierarchy guarantees that the "PSC-XI hit" indication, if any, is received before the operand store operation is complete. If the PSC-XI had responded with a "PSC-XI hit", any "prefetched" instructions are discarded, re-fetched, and redecoded after the store operation is complete.

When the I-cache 50 receives an instruction fetch request, the I-cache 50 obtains "read-only" ownership of that storage block. If the block is already in the I-cache 50, it cannot be in D-cache 40 with "exclusive" status (by protocol). If the block is not already in the I-cache 50, the I-cache 50 requests the block from the SC 200; if the SC 200 finds that there is an "exclusive" copy of that block anywhere in the multi-processor system 10, including the D-cache 40 of the same central processing unit 100, that copy is invalidated using regular cross-interrogate before granting "read-only" access for that block to the requesting I-cache 50.

Applying the abovementioned methodology, any time a program modifies its instruction stream, the instructions executed after the modification will reflect that modification. Any instructions "prefetched" before the store was executed which might have been affected by the store are purged, re-fetched and redecoded. Upon being re-fetched, the updated copy of storage is obtained, the store having been propagated through the D-cache 40 into the SC 200.

10

15

20

25

The PSC registers 52 are used to remember physical addresses of any "prefetched" instructions. In the preferred embodiment, there is a total of six locations in the I-buffer 62, and six I-buffer requesters 64. That means, there will be a total of six PSC registers 52. It is noteworthy that, six registers 52 are chosen because there are a total of six possible prefetched addresses in the I-buffer 62 for the micro-architecture pipeline chosen. One skilled in the art will appreciate that the number of registers available is not of significant importance, provided that there is always a sufficient number to include all the prefetched address locations in the particular pipeline architecture. In fact, it is likely that there would be numerous variations to the invention that would be conceived by those skilled in the art, which would be reasonable and within the scope of this invention.

Each PSC register 52 is set up at each instruction fetch request according to its corresponding I-buffer requester ID. Each PSC register 52 contains the Cache Congruence Class address and the corresponding Set ID for the instruction in the I-buffer 62 in the I-cache directory 54 and becomes valid after a double word (DW) of instruction data is returned to the instruction unit (I-unit) 60.

To support integration with existing pipelined architecture a clear\_psc line is provided from the I-unit 60 for each I-buffer requester ID. The clear\_psc line is provided to invalidate the corresponding PSC register 52 (i.e., to suppress reporting any more PSC-XI hit conditions for that requester) when the I-buffer 62 no-longer contains the instruction for which the corresponding information in a PSC register 52 was generated. The PSC registers 52 are invalidated through the clear\_psc signals when any of the following occurs:

Instruction branch wrong (PSC registers selectively invalidated)

Exceptional conditions, e.g., instruction stream change or interrupt (PSC registers all invalidated)

Execution unit (E-unit) 30 finished execution of an instruction (PSC registers

10

15

20

25

selectively invalidated)

Each PSC register 52 is also utilized to monitor three possible invalidating conditions. First, the regular cross interrogate XI traffic from SC 200 (from a multiprocessor cache coherency protocol). Second the I-cache 50 internal least recently used (LRU) replacements (normal cache operation). Finally, the new D-cache 40 PSC-XI.

If a regular XI or LRU invalidate matches one of the PSC registers 52, a signal is transmitted from the I-cache 50 to the E-unit 30 as insn\_buf\_inval 97. This signal causes the central processing unit (CP) 100 to serialize at the next interruptible point, resetting, causing the I-unit 60 to discard all prefetched addresses and refetch to refill the I-buffer 62 with instructions. This reset is required in both the LRU cache handling case as well as in the regular XI multiprocessor cache coherency case because the PSC registers 52 contain only the cache congruence class address and set-ID for each prefetched address. Once a block has been invalidated or removed from the I-cache 50, the D-cache PSC-XI will not be able to match (no directory 54 hit) any of the PSC registers 52, even though there could still be prefetched instructions from that cache block in the I-buffer 62. One skilled in the art will appreciate that the PSC registers 52 could be arranged to hold the actual addresses rather than the congruence class address and set-ID. Such an embodiment would of course entail variations in the protocol handling to provide similar functionality as the preferred embodiment.

Turning now the PSC processing, to obtain further understanding of the detail in the process. At store-pretest time (after an instruction is trying to store is decoded), if the requested cache block is not found in the D-cache directory 44 or is found with read-only status, an exclusive fetch request is sent to SC 200. At the same time the D-cache 40 sends an exclusive fetch (DFAR) to SC 200, a PSC-XI is sent to the I-cache 50 with the same address. This PSC-XI usually is given the highest priority in the I-cache 50.

If, however, the I-cache 50 already has a fetch pending (IFAR) to the SC 200, and the block being fetched has the same address as the new PSC-XI, then the PSC-XI will be

10

15

20

25

stalled until either the IFAR or the DFAR is returned from SC 200. This protocol is necessary to avoid missing the PSC detection if the PSC-XI and the IFAR have the same address and the PSC-XI search is performed while the IFAR request is still outstanding. To simplify the implementation, a partial address (e.g., cache congruence class only) comparison may be used between the PSC-XI address and the IFAR address, without significant performance impact. Once the PSC-XI is given priority, the I-cache directory 54 is searched and the matching entry, if any, is invalidated.

During PSC-XI cycles, the addresses in all valid PSC registers 52 are compared with the XI congruence class address and directory 54 hit set IDs. If there is any match, the corresponding PSC register 52 is invalidated and a "PSC-XI hit" signal is sent to the D-cache 40.

The D-cache 40 records the PSC hit indication in the store queue 42 entry corresponding to the store pretest request, which generated the PSC-XI. When the PSC-XI hit indication is on in the store queue 42 entry for the next store to be executed, the E-unit 30 is notified of a potential PSC hit. (This PSC-XI signal is active during the same cycle as the corresponding E-unit store request.) When this signal is on during a store instruction, the E-unit 30 forces an internal ("serialization") interruption at the end of the current instruction; this causes all prefetched instructions to be discarded and the instruction pipeline flushed, after which instruction fetching and execution is resumed at the next program instruction address.

After a PSC-XI is done in I-cache 50, we need to prevent subsequent IFAR for the same block if the original DFAR is still outstanding. This is because the IFAR could be returned first and thus PSC checking would become premature, and thus be missed. A separate PSC-XI address register is therefore being held to remember the PSC-XI address. If any subsequent instruction fetching matches the PSC-XI address, the IFAR will be internally rejected until the SC 200 returned data (and exclusivity) to D-cache 40.

If the central processing unit 100 detected a branch-wrong condition, any pending

10

15

20

25

store-queue 42 entries will be cleared while some I-buffer 62 entries might still be held valid. Since we only check for PSC during a D-cache 40 nonexclusive hit, a subsequent pretest after the branch resolution may store into those I-buffer 62 data. An I-buffer Invalid signal will therefore be sent to E-unit whenever store-queue 42 is cleared while a PSC flag is pending. The central processing unit 100 will then serialize at the next interruptible point.

Similar to the previous case, if a store-queue 42 entry is cleared while a PSC-XI is still pending in I-cache 50, to ensure PSC is checked, any new store-queue 42 entry after the "clear" will be forced to remember that a PSC-XI is still pending in I-cache 50. If any new pretest happens to store to the same block as the pending PSC-XI address, the PSC detection will not be missed.

Looking now to the processing of the storage controller (SC) 200 necessary to support the preferred embodiment in a multiprocessor system. In addition to normal processing to maintain cache coherency among multiple central processing units 100, the storage controller (SC) 200 must also provide support for PSC processing.

When the SC 200 receives a IFAR request from a CP 100, it has to send a "demote from exclusive to read-only status" XI to the fetching CP 100 even if that CP 100 currently has exclusive ownership of that block. This status change ensures that no storage update can be simultaneously executed to that block while an instruction fetch is being made from it.

When the SC 200 receives a DFAR request from a CP 100, it cannot return exclusive status to the CP 100 even if that same CP 100 currently has that block with read-only status, even if it is known to be the only CP 100 to have a copy of that block, because it is possible that the read-only copy could be in that CP's I-cache 50. If however, that CP 100 already has that block with exclusive status (as indicated in SC's 200 directory), then the SC 200 is allowed to grant the block with exclusive status to that CP 100 without doing any additional XIs. (If the block is known not to be held by any CP

10

15

100, the SC 200 will grant exclusive status for the block to the requesting CP 100 in response to such a request). If any CP 100 may have a copy of the line already, then regular XI's will be sent before any exclusive status may be granted.

Unlike traditional implementations of an additional cache coherency protocol, the disclosed embodiment reuses several existing structures currently employed to handle other cache coherency requirements. For a multiprocessor system 10 that utilizes the SC 200 to maintain cache coherency protocol between central processing units 100, there are only two additional implementation requirements. First, a new bus is needed from the D-cache 40 to the I-cache 50 to invalidate a line about to be stored. Second, the SC 200 must treat the I-cache 50 and D-cache 40 as if they were on different central processing units 100 with respect to cache coherency.

While the preferred embodiment to the invention has been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.

### CLAIMS

Claim 1. A method of supporting programs that include instructions that modify
subsequent instructions in a processor system with a storage controller and a central
processing unit including an execution unit, an instruction unit, and a plurality of caches
including separate instruction cache and operand cache, the method comprising:
subjecting said instruction cache and said operand cache of said central
processing unit to a cache coherency protocol with interlocks on cache block access
including:
allowing shared access by said instruction cache and said operand cache to
a cache block if said cache block has read only status;
allowing access by said operand cache and preventing access by said
instruction cache to said cache block if said cache block has exclusive status; and
interlocking access to said cache block by said operand cache with
exclusive status if said cache block has already been accessed by said instruction cache.
Claim 2. The method of Claim 1 further including interfacing said cache
coherency protocol with said storage controller employing a processor system cache
coherency protocol.
Claim 3. The method of Claim 2 further including interfacing said cache
coherency protocol with existing cache handling requirements.

Claim 4. The method of Claim 1 further including interfacing said cache

coherency protocol with existing cache handling requirements.

1	Claim 5. The method of Claim 3 further including:
2	buffering a register of cache locations in said instruction cache for fetched
3	unexecuted instructions in an instruction buffer in said instruction unit;
4	when data is required to be stored or updated, evaluating a cache block's
5	status for a desired storage address in said operand cache and transmitting a request for
6	exclusive status to said storage controller and transmitting a cross interrogate signal to
7	said instruction cache;
8	allowing an operand store once exclusive status is obtained from said storage
9	controller and a response from said cross interrogate signal;
10	discarding and refetching data in said instruction cache if said associated
11	cache block in said instruction cache matches said desired storage address;
12	when instruction fetch is requested, providing said instruction cache read-only
13	status for a requested cache block;
14	discarding and refetching data in said instruction buffer and re-buffering cache
15	locations in said register if an instruction stream of said execution unit changes; and
16	discarding data in said instruction buffer and discarding said cache locations
17	in said register if said execution unit completes execution of fetched instructions.
1	Claim 6. The method of Claim 5 further including discarding and refetching data
2	in said instruction cache and in said instruction buffer, and discarding and re-buffering
3	said cache locations in said register, if said cache handling requirements dictate.

1	Claim 7. The method of Claim 5 wherein said exclusive status is obtained by:
2	following said request, said storage controller invalidates exclusive status for
3	said requested cache block at any other place within said processor system; and
4	following said request, said storage controller invalidates read-only status for
5	said requested cache block at any other place within said processor system, including said
6	central processing unit making said request.
1	Claim 8. The method of Claim 5 wherein said instruction cache responds to said
2	cross interrogate signal by:
3	generating a response to said probe and said cross interrogate signal and a hit
4	signal indicative of an address match if said desired storage address matches an
5	associated cache block in said instruction cache and if a location of said associated cache
6	block matches any valid entry in said register, otherwise responding with a no hit signal;
7	and
8	invalidating said associated cache block in said instruction cache if said
9	desired storage address matches.
1	Claim 9. The method of Claim 5 wherein said instruction cache includes cache
2	locations in said register corresponding to said fetched unexecuted instruction addresses.
1	Claim 10. The method of Claim 5 wherein said cache handling requirements are
2	an existing protocol that dictates when least recently utilized data in cache be replaced.
1	Claim 11. The method of Claim 5 wherein said cross interrogate signal is

employed to support probing a directory in said I-cache with said desired storage address.

1	Claim 12. The method of Claim 11 wherein said directory and said registers
2	comprises six cache locations.
1	Claim 13. The method of Claim 1 wherein said shared access implies that both
2	instruction and operand cache may read a target cache block.
1	Claim 14. The method of Claim 1 wherein said exclusive status dictates sole
2	update access to a target cache block anywhere in said processor system.
1	Claim 15. The method of Claim 1 wherein read-only status dictates that said
2	cache block is not held with exclusive status anywhere in said processor system.
1	Claim 16. The method of Claim 1 wherein said processor system may be a multi-
2	processor system including a plurality of central processing units.
1	Claim 17. The method of Claim 16 wherein said processor system cache
2	coherency protocol is an existing protocol that allows said central processing unit to share
3	access to cache blocks with other central processing units of said plurality of central

processing units in said processor system.

2	subsequent instructions in a processor system said system comprising:
	subsequent instructions in a processor system said system comprising.
3	a storage controller;
4	a central processing unit including an execution unit, an instruction unit, and a
5	plurality of caches including separate instruction cache and operand cache;
6	said central processing unit coupled to said storage controller;
7	said execution unit coupled to said instruction unit, said instruction cache and
8	said operand cache;
9	said instruction unit coupled to said instruction cache and said operand cache;
10	said instruction cache coupled to said operand cache; and
11	said processor system subjecting said instruction cache and said operand cache
12	of said central processing unit to a cache coherency protocol with interlocks on cache
13	block access.
1	Claim 19. The system of Claim 18 wherein said subjecting includes:
2	said storage controller allowing shared access by said instruction cache and
3	said operand cache to a cache block if said cache block has read only status;
4	said storage controller allowing access by said operand cache and preventing
5	access by said instruction cache to said cache block if said cache block has exclusive
6	status; and
7	said storage controller interlocking access to said cache block by said operand
8	cache with exclusive status if said cache block has already been accessed by said

instruction cache.

1	Claim 20. The system of Claim 19 wherein said subjecting further includes
2	includes said storage controller interfacing said cache coherency protocol with a
3	processor system cache coherency protocol.

Claim 21. The system of Claim 20 wherein said subjecting further includes said storage controller interfacing said cache coherency protocol with existing cache handling requirements.

Claim 22. The system of Claim 21 wherein said cache handling requirements are an existing protocol that dictates when least recently utilized data in cache be replaced.

Claim 23. The system of Claim 19 wherein said subjecting further includes said storage controller interfacing said cache coherency protocol with existing cache handling requirements.

1	Claim 24. The system of Claim 22 further including:
2	said instruction cache buffering a register of cache locations for fetched
3	unexecuted instructions in an instruction buffer in said instruction unit;
4	when data is required to be stored or updated, evaluating a cache block's status
5	for a desired storage address in said operand cache and transmitting a request for
6	exclusive status to said storage controller and transmitting a cross interrogate signal to
7	said instruction cache;
8	allowing an operand store once exclusive status is obtained from said storage
9	controller and a response from said cross interrogate signal;
10	discarding and refetching data in said instruction cache if said associated cache
11	block in said instruction cache matches said desired storage address;
12	when instruction fetch is requested, providing said instruction cache read-only
13	status for a requested cache block;
14	discarding and refetching data in said instruction buffer and re-buffering cach
15	locations in said register if an instruction stream of said execution unit changes; and
16	discarding data in said instruction buffer and discarding said cache locations
17	in said register if said execution unit completes execution of fetched instructions.
1	Claim 25. The system of Claim 24 further including said instruction cache
2	discarding and refetching data in said instruction cache and said instruction buffer, and
3	discarding and re-buffering said cache locations in said register, if said cache handling

requirements dictate.

2

1	Claim 26. The system of Claim 24 wherein said exclusive status is obtained by:
2	said storage controller, following said request invalidating exclusive status for
3	said requested cache block at any other place within said processor system; and
4	said storage controller, following said request, invalidating read-only status for
5	said requested cache block at any other place within said processor system, including said
6	central processing unit making said request.
1	Claim 27. The system of Claim 24 wherein said instruction cache responds to
2	said cross interrogate signal by:
3	generating a response to said probe and said cross interrogate signal and a hit
4	signal indicative of an address match if said desired storage address matches an
5	associated cache block in said instruction cache and if a location of said associated cache
6	block matches any valid entry in said register, otherwise responding with a no hit signal;
7	and
8	invalidating said associated cache block in said instruction cache if said
9	desired storage address matches.
1	Claim 28. The system of Claim 24 wherein said instruction cache includes cache
2	locations in said register corresponding to said fetched unexecuted instruction addresses.
1	Claim 29. The system of Claim 24 wherein said cross interrogate signal is
2	employed to support probing a directory in said I-cache with said desired storage address.

comprises six cache locations.

Claim 30. The system of Claim 29 wherein said directory and said registers

1	Claim 31. The system of Claim 18 wherein said shared access implies that both
2	instruction and operand cache may read a target cache block.
1	Claim 32. The system of Claim 18 wherein said exclusive status dictates sole
2	update access to a target cache block anywhere in said processor system.
1	Claim 33. The system of Claim 18 wherein read-only status dictates that said
2	cache block is not held with exclusive status anywhere in said processor system.
1	Claim 34. The system of Claim 18 wherein said processor system may be a
2	multi-processor system including a plurality of central processing units.
1	Claim 35. The system of Claim 34 wherein said processor system cache
2	coherency protocol is an existing protocol that allows said central processor to share
3	access to cache blocks with other central processing units of said plurality of central
4	processing units in said processor system.

# PROGRAM STORE COMPARE HANDLING BETWEEN INSTRUCTION AND OPERAND CACHES

#### ABSTRACT OF THE DISCLOSURE:

A method of supporting programs that include instructions that modify subsequent instructions in a multi-processor system with a central processing unit including an execution unit, and instruction unit and a plurality of caches including a separate instruction and operand cache.




FIG. 1

Chung-Lung Kevin Shum et al. 1 of 1 sheet POU9-2000-0163US1

Docket No.
POU920000163US 1

## **Declaration and Power of Attorney For Patent Application**

### **English Language Declaration**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

#### PROGRAM STORE COMPARE HANDLING BETWEEN INSTRUCTION AND OPERAND CACHES

	as United States			
Application Number	as United States			
		s Application No.	or PCT	International
and was amended on				
	(if applicat	ble)		
	ewed and understand the content ded by any amendment referred t		entified	specification
	close to the United States Patent to patentability as defined in Ti			
hereby claim foreign priorit	y benefits under Title 35, United	ed States Code S		
Section 365(b) of any foreign any PCT International applic States, listed below and have	n application(s) for patent or invection which designated at leas also identified below, by checking or PCT International application	entor's certificate, st one country ot ing the box, any f	or Sect her tha oreign a	ion 365(a) of n the United application fo
Section 365(b) of any foreign any PCT International applie States, listed below and have patent or inventor's certificate	n application(s) for patent or invection which designated at leas also identified below, by checking or PCT International application	entor's certificate, st one country ot ing the box, any fo n having a filing da	or Sect her tha oreign a ate befo	ion 365(a) of n the United application fo
Section 365(b) of any foreign any PCT International applie States, listed below and have patent or inventor's certificate application on which priority is Prior Foreign Application(s)	n application(s) for patent or invectation which designated at leas also identified below, by checking or PCT International applications claimed.	entor's certificate, st one country ot ing the box, any fo n having a filing da	or Sect her tha oreign a ate befo	ion 365(a) of n the United application for re that of the
Section 365(b) of any foreign any PCT International applie States, listed below and have patent or inventor's certificate application on which priority is Prior Foreign Application(s)	n application(s) for patent or invectation which designated at leas also identified below, by checking or PCT International applications claimed.	entor's certificate, st one country ot ing the box, any fo n having a filing da	or Sect her tha oreign a ate befo	ion 365(a) or the United polication for that of the Not Claimed

(Application Serial No.)	(Filing Date)	-
(Application Serial No.)	(Filing Date)	_
(Application Serial No.)	(Filing Date)	-
Office all information known to me Section 1.56 which became availab		United States Patent and Trademark
or PCT International filing date of the Carlo (Application Serial No.)	——————————————————————————————————————	(Status) (patented, pending, abandoned)
	is application:	f the prior application and the national

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

William B. Porter, Reg. No. 33,135 Floyd A. Gonzalez, Reg. No. 26,732 Lynn L. Augspurger, Reg. No. 24,227 William A. Kinnaman, Reg. No. 27,650 Lily Neff, Reg. No. 38,254 Marc A. Ehrlich, Reg. No. 39,966 Lawrence D. Cutter, Reg. No. 28,501 Andrew J. Wojinicki, Jr. Reg. No. 43,995 Christopher A. Huges, Reg. No. 26,914 Edward A. Pennington, Reg. No. 32,588 John E. Hoel, Reg. No. 26,279

Joseph C. Redmond, Jr., Reg. No. 18,753 Michael A. Cantor, Reg. No. 31,152 Philmore H. Colburn II, Reg. No. 35,101 David A. Fox, Reg. No. 38,807 Troy J. LaMontagne, Reg. No. P47,239 Deborah B. Crenshaw, Reg. No. 41,689 Keith J. Murphy, Reg. No. 33,979

Send Correspondence to:

Troy J. LaMontagne Cantor Colburn LLP 55 Griffin Road South Bloomfield, CT 06002

Direct Telephone Calls to: (name and telephone number)

860-286-2929

Full name of sole or first inventor Chung-Lung Kevin Shum	
Sole or first inventor's signature	Date 0 / 2 , 2000
Residence 31 Sutton Park Road, Poughkeepsie, NY 12603	,
Citizenship United States	
Post Office Address	

Full name of second inventor, if any  Dean G. Bair	
Second inventor's signature	Date jューム 。、
Residence 120 Greenkill Road, Bloomington, NY 12411	
Citizenship United States	
Post Office Address 120 Greenkill Road, P.O. Box 96, Bloomington, NY 12411	

Full name of third inventor, if any  Charles F. Webb	
Third-inventor's signature	
/ 1/p/ /- V/	Date 9 (25/2000
Residence 6 Mainetti Drive, Poughkeepsie, NY 12603	, ,
Citizenship United States	
Post Office Address	No
Full name of fourth inventor, if any Mark A. Check	
Fourth inventor's signature Mak a. Cheek	Date 10/2/200()
Residence 1 Patricia Court, Hopewell Junction, NY 12533	
Citizenship United States	
Post Office Address	
Full name of fifth inventor, if any  John S. Liptay	
Fifth inventor's signature	Date 10- 2-2っぃ
Residence 1 Troy Drive, Rhinebeck, NY 12572	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Citizenship	
United States	
Post Office Address	44
United States	
United States	
United States	
United States Post Office Address	Date
United States Post Office Address  Full name of sixth inventor, if any	Date
Post Office Address  Full name of sixth inventor, if any  Sixth inventor's signature	Date
United States Post Office Address  Full name of sixth inventor, if any Sixth inventor's signature  Residence	Date